In this work, a nickel nanocrystal (Ni-NC) assisted metal-alumina-nitride-oxide-silicon (MANOS) thin-film transistor (TFT) nonvolatile memory (NVM) was fabricated by a standard low temperature polycrystalline silicon (LTPS) TFT process. The size range and density of Ni-NCs were approximately 5-13 nm and 5 Â 10 11 cm À2 , respectively. The programming/erasing (P/E) voltages are decreased down to À10 and +8 V, respectively, by the Fowler-Nordheim tunneling mechanism from gate injection. In this P/E voltage condition, a large memory window ($4:2 V) was observed by current-voltage measurement. Then, the speed and voltages of P/E were measured and discussed completely. The data retention of the Ni-NC assisted MANOS-LTPS-TFT-NVM is extracted to be 1.62 V of memory window after 10 4 s.
Introduction
Recently, low-temperature polycrystalline silicon (poly-Si) thin-film transistors nonvolatile memory (LTPS-TFT-NVM) has been widely studied for applications in system-on-panel (SOP) and three-dimensional (3D) stacked memory devices. 1, 2) For these applications, TFT-NVMs will be required components in the future. However, a common problem of the LTPS-TFT-NVMs is their low programming/erasing (P/E) efficiency owing to the high operating voltage across the gate stack needed to program or erase carriers.
3) To achieve a high P/E efficiency, metallic nanocrystals (NCs) embedded in NVMs have also been widely studied, which possess several advantages, such as a larger charge of capacity, a wider range of available work functions, a higher density of states around the Fermi level, and a smaller energy perturbation due to carrier confinement. [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] Furthermore, as compared with semiconductor NCs, there is almost no voltage drops over metallic NCs owing to their good electrical conductive characteristics. Hence, low P/E voltage devices can be achieved by using metallic NCs as trapping centers. In this study, Ni-NCs embedded in metal-aluminanitride-oxide-silicon (MANOS) TFTs were proposed for low P/E voltage NVM applications. Because Ni-NCs produce more trapping centers to capture electrons or holes, a large memory window can be obtained at low P/E voltages. 14) Furthermore, the trapped carriers are injected from the metal gate through the Al 2 O 3 /Si 3 N 4 asymmetric tunnel barrier (ATB), 15, 16) which also causes the high P/E efficiency at low operating voltages. Most importantly, the formation temperature of Ni-NCs is compatible with the LTPS-TFT process and suitable for realizing SOP applications in the future. Figure 1 shows the MANOS-TFT-NVM device structure with the embedded Ni-NCs. The fabrication of the TFT-NVM was started by oxidizing a Si substrate in water vapor at 1000 C to form a 500-nm-thick SiO 2 layer to simulate the isolation layer. A 100-nm-thick amorphous Si layer was then deposited on the SiO 2 -coated wafer at 550 C by lowpressure chemical vapor deposition. It was followed by annealing at 600 C for 24 h in N 2 atmosphere to crystallize the amorphous Si to form a poly-Si/SiO 2 /Si structure stack. The 500-nm-thick field isolation oxide layer was then deposited on the stack by plasma-enhanced chemical vapor deposition (PECVD), and the source and drain regions were then formed by patterning and etching the field isolation oxide layer. Then, the regions were implanted with phosphorus (35 keV, 5 Â 10 15 cm À2 ) and activated at 600 C for 24 h in N 2 atmosphere. After patterning, the activation regions were followed by SiO 2 /Si 3 N 4 (5 nm/ 3 nm) gate stack deposition to form a Si 3 N 4 /SiO 2 /poly-Si/ SiO 2 /Si stack by PECVD with SiH 4 , NH 3 , and N 2 O as reaction gases. For NC formation, an approximately 4.5 nm wetting layer of pure nickel was deposited on the stack by electron-gun evaporation system deposition, which was followed by rapid thermal annealing (RTA) treatment to form the Ni-NCs at 550 C. The distribution and morphology of Ni-NCs were manipulated by varying the process parameters. On top of NCs, a thin layer of Si 3 N 4 (<2 nm) and a 5 nm Al 2 O 3 were deposited by PECVD and the electron-gun evaporation system. The TFT-NVM devices were completed by gate definition with solution etching (H 3 PO 4 : HNO 3 : CH 3 COOH : H 2 O ¼ 50 : 2 : 10 : 9), con- C sintering. The gate length and width of the device are 10 and 100 m, respectively. Finally, the Ni-NC-assisted MANOS-TFTNVMs were characterized and analyzed by scanning electron microscopy (SEM), transmission electron microscopy (TEM), and current-voltage (I-V ) measurements.
Experimental Methods

Results and Discussion
After the 550 C RTA treatment for 1 min, Ni-NCs were self-assembled on the Si 3 N 4 layer from an ultrathin nickel film. The oxidizing possibility of Ni in the fabrication process should be decreased by using a vacuum RTA system with a N 2 atmosphere. A top-view SEM micrograph of NiNCs on the Si 3 N 4 surface is shown in Fig. 2 , before Ni-NCs were embedded in the nitride layer. The inset of Fig. 2 indicates that the range of diameters and number density of the Ni-NCs are 5-13 nm and $5 Â 10 11 cm À2 , respectively. Note that a smaller dot size and a higher dot density may increase the trapping density of the device and give rise to a larger memory window. However, as predicted by Hou et al., 17) the increase in nanocrystal size and decrease in dot spacing could cause P/E efficiency decay. It is also predicted that a device with a higher dot density, i.e., smaller dot spacing, may have a larger memory window and longer service life, but this device may also have the issue of a steeper degradation slope. 17) Therefore, in this work, a mean diameter of approximately 9 nm and the optimal dot density of approximately 5 Â 10 11 cm À2 are used as the design parameters for the metal nanocrystal memory. Figure 3 shows a typical TEM cross-sectional image of the multilayer structure of the Al 2 O 3 /Si 3 N 4 /Ni-NCs/Si 3 N 4 /SiO 2 /poly-Si stack. The black nanodots and uniform amorphous films are exhibited in this TEM image with atomic scale SiO 2 /Si and SiO 2 /Si 3 N 4 interface. According to the result of the TEM image, the thickness of Al 2 O 3 is close to that of the SiO 2 . Furthermore, the thickness of the upper Si 3 N 4 layer is smaller than that of the bottom Si 3 N 4 layer because the various dot sizes of Ni-NCs cause a slightly rough surface. Therefore, the ultra thin capping layer ($2 nm Si 3 N 4 ) cannot be clearly recognized by TEM. This structure may be one of the issues causing electrons to tunnel from the metal gate more easily than from the poly-Si channel. Figure 4 shows I D -V G curves of the MANOS-TFT-NVM with Ni-NCs and with gate P/E biases of À10 and +8 V, respectively, for 1 s. The on/off current ratio can increase by up to 5 orders of magnitude with an on-current of 10 À6 A, and the value of the subthreshold swing (SS) can decrease down to $0:85 V/decade, signifying a rapid response of the device and a low leakage current of the poly-Si channel. The V TH shift of 4.2 V is sufficiently wide to be sensed as either ''1'' or ''0'' and possibly to be used in multibits application. The large memory window should be caused by the heterointerface of defect states between the NCs and the siliconbase dielectric layer. 18) A schematic energy band diagram of the Al/Al 2 O 3 /Si 3 N 4 /Ni-NCs/Si 3 N 4 /SiO 2 /poly-Si stack under equilibrium state is shown in Fig. 5(a) . As compared with SiO 2 , the narrow energy band-gap of Al 2 O 3 causes the electron to easily pump into the energy well from the metal gate. Figure 5(b) shows the schematic band diagrams in the The V TH versus V G characteristics of the TFT-NVM are shown in Fig. 6(a) . The data exhibits a uniform increment step pulse rate for both programming and erasing as the P/E voltages vary, which is a desirable feature for reliable P/E operation. This indicates that the MANOS-LTPS-TFT with Ni-NCs displays good P/E efficiency at low stress voltages. In Fig. 6(b) , the device is tested by different stressing times with a constant voltage. Nevertheless, the trapping efficiency is disappointing at lower stressing times owing to the limitation of FN tunneling.
The two curves of retention time versus V TH for MANOS-TFT-NVMs with Ni-NCs in the device at room temperature are shown in Fig. 7 for two different states. These curves show that the $1:62 V memory window with a P/E condition of À10/+8 V, 1 s can be maintained for a retention time of 10 4 s. The trade-off between good data retention and high P/E efficiency is the main issue of NVMs. In general, data retention can be extended by increasing the thickness of tunneling layers or improving the quality of tunneling layers. 19) Furthermore, NCs embedded in the TFT-NVM device can also improve the storage of electrons through minimizing Frenkel-Poole leakage. 20) This may be because the trapped electrons can be distributed and stored in many independent NCs. Each NC is insulated by a dielectric and the possibility of simultaneous leakage is minimized by this distributed storage structure. In addition, Ni-NCs and Si 3 N 4 layers also play important roles to prevent the trapped electrons tunneling out owing to the high workfunction of nickel ($5:15 eV) making a deep energy well 21) and the physical thickness of Si 3 N 4 decrease the leakage current, respectively.
Conclusions
A Ni-NC-assisted MANOS-LTPS-TFT was fabricated and its performance demonstrated. It can be operated at low P/E voltage (À10/+8 V) with a large memory window ($4:2 V). This result matches the future development of NVM, which needs a low power consumption and multi-bits cell application. The Ni-NCs assisted LTPS-TFT-NVM devices were fabricated on a SiO 2 substrate to simulate potential applications on glass panels and to extend the possibilities of applications in SOP and 3D stacked NVM.
